नम्र प्रोसेसर
imported>InternetArchiveBot द्वारा परिवर्तित १०:१९, १ अगस्त २०२० का अवतरण (Rescuing 1 sources and tagging 0 as dead.) #IABot (v2.0.1)
नम्र प्रोसेसर (soft processor या soft microprocessor या softcore microprocessor) उस माइक्रोप्रोसेसर कोर को कहते हैं जिसको किसी एफपीजीए, सीपीएलडी या एसिक में ढाला जा सके। [१]
नम्र कोरों की तुलना
प्रोसेसर | विकासकर्ता | मुक्तस्रोत | बस सपोर्ट | टिप्पणियाँ | परियोजना गृह | वर्णन की भाषा |
---|---|---|---|---|---|---|
अम्बर (प्रोसेसर) | कोनोर सैन्टिफोर्ट | साँचा:yes | Wishbone | ARMv2a 3-stage or 5-stage pipeline | Project page at Opencores | Verilog |
BERI | University of Cambridge | साँचा:yes | एमआईपीएस | Project page | Bluespec | |
Dossmatik | René Doss | साँचा:yes | Pipelined bus | MIPS I instruction set pipeline stages | Dossmatik | VHDL |
NEO430 | Stephan Nolting | साँचा:yes | Wishbone (Avalon, AXI4-Lite) | 16-bit MSP430 ISA-compatible, very small size, many peripherals, highly customizable | NEO430 | VHDL |
MCL65 | MicroCore Labs | साँचा:yes | Ultra-small-footprint microsequencer-based 6502 core | 252 Spartan-7 LUTs. Clock cycle-exact. | MCL65 Core | |
MCL51 | MicroCore Labs | साँचा:no | Ultra-small-footprint microsequencer-based 8051 core | 312 Artix-7 LUTs. Quad-core 8051 version is 1227 LUTs. | MCL51 Core | |
MCL86 | MicroCore Labs | साँचा:no | 8088 BIU provided. Others easy to create. | Cycle accurate 8088/8086 implemented with a microsequencer. Less than 2% utilization of Kintex-7. | MCL86 Core | |
TSK3000A | Altium | साँचा:no | Wishbone | 32-bit R3000-style RISC modified Harvard-architecture CPU | Embedded Design on Altium Wiki | |
TSK51/52 | Altium | साँचा:no | Wishbone / Intel 8051 | 8-bit Intel 8051 instruction set compatible, lower clock cycle alternative | Embedded Design on Altium Wiki | |
OpenSPARC T1 | Sun | साँचा:yes | 64-bit | OpenSPARC.net | Verilog | |
MicroBlaze | Xilinx | साँचा:no | PLB, OPB, FSL, LMB, AXI4 | Xilinx MicroBlaze | ||
PicoBlaze | Xilinx | साँचा:no | Xilinx PicoBlaze | VHDL, Verilog | ||
Nios, Nios II | Altera | साँचा:no | Avalon | Altera Nios II | Verilog | |
Cortex-M1 | ARM | साँचा:no | [१] | 70–200साँचा:nbspMHz, 32-bit RISC | [२] | Verilog |
eSi-RISC | EnSilica | साँचा:no | AMBA AXI, AHB and APB | Configurable as 16- or 32-bit. Supports ASIC and FPGA. | EnSilica eSi-RISC | Verilog |
LatticeMico8 | Lattice | साँचा:yes | Wishbone | LatticeMico8 | Verilog | |
LatticeMico32 | Lattice | साँचा:yes | Wishbone | LatticeMico32 | Verilog | |
LEON2(-FT) | ESA | साँचा:yes | AMBA2 | SPARC V8 | ESA | VHDL |
LEON3/4 | Aeroflex Gaisler | साँचा:yes | AMBA2 | SPARC V8 | Aeroflex Gaisler | VHDL |
Tacus/PIPE5 | TemLib | साँचा:yes | Pipelined bus | SPARC V8 | TEMLIB | VHDL |
Navré | Sébastien Bourdeauducq | साँचा:yes | Direct SRAM | Atmel AVR compatible 8-bit RISC | Project page at Opencores | Verilog |
OpenRISC | OpenCores | साँचा:yes | Wishbone | 32-bit; done in ASIC, Actel, Altera, Xilinx FPGA. | OR1K | Verilog |
ARC | ARC International, Synopsys | साँचा:no | 16/32-bit ISA RISC | DesignWare ARC | Verilog | |
pAVR | Doru Cuturela | साँचा:yes | Atmel AVR-compatible 8-bit RISC | Project page at Opencores | VHDL | |
AEMB | Shawn Tan | साँचा:yes | Wishbone | MicroBlaze EDK 3.2 compatible | AEMB | Verilog |
OpenFire | Virginia Tech CCM Lab | साँचा:yes | OPB, FSL | Binary compatible with the MicroBlaze | [३][२] | Verilog |
SecretBlaze | LIRMM, University of Montpellier / CNRS | साँचा:yes | Wishbone | MicroBlaze ISA, VHDL | SecretBlaze | VHDL |
SpartanMC | TU Darmstadt / TU Dresden | Yes | Custom (AXI support in development) | 18-bit ISA (GNU Binutils / GCC support in development) | SpartanMC | Verilog |
SYNPIC12 | Miguel Angel Ajo Pelayo | साँचा:yes | PIC12F compatible, program synthesised in gates | nbee.es | VHDL | |
PacoBlaze | Pablo Bleyer | साँचा:yes | Compatible with the PicoBlaze processors | PacoBlaze | Verilog | |
CPU86 | HT-Lab | साँचा:yes | 8088-compatible CPU in VHDL | cpu86 | VHDL | |
xr16 | Jan Gray | साँचा:no | XSOC abstract bus | 16-bit RISC CPU and SoC featured in Circuit Cellar Magazine #116-118 | XSOC/xr16 | Schematic |
JOP | Martin Schoeberl | साँचा:yes | SimpCon / Wishbone (extension) | Stack-oriented, hard real-time support, executing Java bytecode directly | Jop | VHDL |
ERIC5 | Entner Electronics | साँचा:no | 9-bit RISC, very small size, C-programmable | ERIC5 | VHDL | |
YASEP | Yann Guidon | साँचा:yes | Direct SRAM | 16 or 32 bits, RTL in VHDL & asm in JS, microcontroller subset : ready | yasep.org (Firefox required) | VHDL |
Zet | Zeus Gómez Marmolejo | साँचा:yes | Wishbone | x86 PC clone | Zet | Verilog |
f32c | University of Zagreb | साँचा:yes | AXI, SDRAM, SRAM | 32-bit, RISC-V / MIPS ISA subsets (retargetable), GCC toolchain | f32c | VHDL |
ZipCPU | Gisselquist Technology | साँचा:yes | Wishbone, B4/pipelined | 32-bit CPU targeted for minimal FPGA resource usage | zipcpu.com | Verilog |
ZPU | Zylin AS | साँचा:yes | Wishbone | Stack based CPU, configurable 16/32 bit datapath, eCos support | Zylin CPU | VHDL |
ZPUino | Álvaro Lopes | साँचा:yes | Wishbone | Zylin's ZPU based SoC, 32 bit, Linux support. | ZPUino | VHDL |
OpenPiton | Princeton Parallel Group | Yes | Manycore SPARC V9 | OpenPiton | Verilog | |
s80x86 | Jamie Iles | साँचा:yes | Custom | 80186-compatible GPLv3 core | s80x86 | SystemVerilog |
VexRiscv | SpinalHDL | Yes | AXI4 / Avalon | 32-bit, RISC-V, up to 340साँचा:nbspMHz on Artix 7. Up to 1.44साँचा:nbspDMIPS/MHz. | https://web.archive.org/web/20190417072643/https://github.com/SpinalHDL/VexRiscv | VHDLVerilog (SpinalHDL) |
इन्हें भी देखें
सन्दर्भ
- ↑ http://www.dailycircuitry.com/2011/10/zet-soft-core-running-windows-30.html स्क्रिप्ट त्रुटि: "webarchive" ऐसा कोई मॉड्यूल नहीं है। "Zet soft core running Windows 3.0" by Andrew Felch 2011
- ↑ स्क्रिप्ट त्रुटि: "citation/CS1" ऐसा कोई मॉड्यूल नहीं है।
बाहरी कड़ियाँ
- Soft CPU Cores for FPGA
- Detailed Comparison of 12 Soft Microprocessors
- FPGA CPU News
- Freedom CPU website
- Microprocessor cores on Opencores.org (Expand the "Processor" tab)
- NikTech 32 bit RISC Microprocessor MANIK.